Research Focus: Week of December 16, 2024
NEW RESEARCH
NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
The Compute Express Link (CXL) open standard interconnect enables integration of diverse types of memory into servers via its byte-addressable SerDes links. To fully utilize CXL-based heterogeneous memory systems (which combine different types of